A S artificial intelligence technology becomes pervasive in society and ubiquitous in our lives, the desire for embedded-everywhere and human-centric computational intelligence systems calls for an intelligent computation paradigm. However, the applications of machine learning and neural networks involve large, noisy, incomplete, natural data sets that do not lend themselves to convenient solutions from current systems. Neuromorphic systems that are inspired by the working mechanism of human brains possess a massively parallel architecture with closely coupled memory and computing. Although there are extensive research studies on neuromorphic computing, the holistic understanding across multiple domains is emerging an important research topic. Thus, this special section intends to serve as a forum to present the computing methodology and systems across multiple technology scales to accelerate the development the neuromorphic hardware systems and the adoption for machine learning applications.
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Given the goal mentioned above, the special section documents some recent progress in this emerging but challenging area. The study of neuromorphic computing systems covers a large scope of the subjects, ranging from the implemenation on conventional platform to the novel arechitecture leveraging new design concept and emerging technologies. A full analysis of the entire research spectrum is far beyond the scope of a single special section. Our goal is to provide a sampling of different topics in this emerging domain, highlight the diversity of research topics, and capture some research trends. With that goal in mind, this special section provides five articles representing new practices and approaches of neuromorphic computing system design and applications.
The first article is a work at algorithm level. It discusses the tradeoff between classification ability and computational efficiency that is controlled by the number of neurons in neural networks. "Minimization of Number of Neurons in Voronoi Diagram-Based Artificial Neural Networks" by Chen-Yu Lin, Yung-Chih Chen, Chun-Yao Wang, Ching-Yi Huang, and Chiou-Ting Hsu proposes a method to minimize the number of neurons used in an artificial neural network that is built by using Voronoi diagrams without suffering any capability loss.
The following two articles introduce reconfigurable neuromorphic hardware designs on conventional CMOS platform. "A Memory-Based Modular Architecture for SOM and LVQ with Dynamic Configuration" by Fengwei An, Xiangyu Zhang, Lei Chen, and Hans J€ urgen Mattausch presents a memory-based reconfigurable architecture for implementing the selforganizing-map (SOM) neural network model and its supervised variant named learning vector quantization (LVQ). The fabricated prototype chips in 65 nm CMOS technology achieves 51.2 Gbits/s throughput. The second paper, entitled "Stochastic-Based Deep Convolutional Networks with Reconfigurable Logic Fabric" by Mohammed Alawad and Mingjie Lin, introduces a novel stochastic-based and scalable hardware architecture and circuit design that computes a large-scale convolutional neural network with FPGA. Such a stochastic-based CNN architecture is well-suited for a modular vision engine with the goal of performing real-time detection, recognition, and segmentation of megapixel images, especially those perceptionbased computing tasks that are inherently fault-tolerant, while still requiring high energy efficiency.
Moreover, this special section includes two articles representing the new design approaches that respectively leverage emerging technology and implement the novel reservoir computing concept. The first paper, entitled "Design of Resistive Synaptic Array for Implementing On-Chip Sparse Learning" by Pai-Yu Chen, Ligang Gao, and Shimeng Yu, investigates the on-chip implementation of neuro-inspired learning algorithms by using resistive cross-point arrays. With unsupervised sparse coding as a case study algorithm, this paper employs device and algorithm co-design methodologies to quantify and mitigate the impact of the non-ideal properties on the accuracy. "Energy Efficient Spiking Temporal Encoder Design for Neuromorphic Computing Systems" by Chenyuan Zhao, Bryant T. Wysocki, Clare D. Thiem, Nathan R. McDonald, Jialing Li, Lingjia Liu, and Yang Yi discusses the rate encoding and temporal encoding schemes in neuromorphic computing systems and presents two novel temporal encoding schemes, parallel and iteration. Particularly, the iteration encoder has immediate applicability as a general purpose input encoder for a reservoir computing system.
The emerging area of neuromorphic computing has great potential in improving hardware efficiency, upgrading the system scalablity, as well as the accelerating the capability of intelligence systems. The topic covers a vast research area and requires co-design and co-optimization across mutlple layers. We wish that these five articles can provide a high-level overview to the emerging topic and they will spur innovative ideas in this area to revolutionize the future computing systems.
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